Telecharger Cours

A 3.8-ns CMOS 16 × 16-b Multiplier Using - UCSB

The main concept behind CPL is the use of an nMOS pass-transistor network for logic organization, and elimi- nation of the pMOS latch, as shown in Fig. 2. CPL.



Download